Join EXTOLL as a Physical Design Engineer. Support RTL2GDS2 flow, optimize IP porting, and improve methodologies. 2+ years experience required.
Join EXTOLL as a Senior Functional Verification Engineer. Develop UVM SystemVerilog environments, create verification plans, and debug errors.